Abstract-We propose a realizable RCLK-in-RCLK-out parasitic reduction technique. The method employs generalized Y-A transformation. In our method, admittances are kept in their original rational forms of s, and their orders are reduced by truncating high-order terms.
INTRODUCTION
With ever increasing design complexity huge amount of extracted interconnect data size has pushed the capacity of existing timinglnoise analysis and transistor level simulation tools to the limits. Recent work in the model order reduction has been focused on generating stable and passive macromodels [ 11- [6] . However, these models cannot directly be fed into a general simulator. Integrating realizable reduction techniques into design flow of real applications shows more advantanges. For example, RC-in-RC-out like reduction technique has been used widely in the extraction and transistor level simulation stage.
Liao [7] proposes a method to realize reduced RC macromodels from progressively merged sub-circuits. Sheehan [8] presents an RCin-RC-out reduction scheme named TICER, in which internal nodes with extremely large and small time constants are eliminated using Gauss eliminations. A nice property of the methods is that reduced RC circuits can be plugged back into the system and simulated using any general simulator. At the same time they preserve the zero and first order of moments. But these methods only work for RC networks.
In another aspect, topological analysis [9] is an approach to calculating driving-point admittances using Cramer's rule in s-domain. The determinant of an admittance matrix of a passive network without mutual inductances is equal to the sum of all the tree admittance products of the network. Hence the method avoids cancelations in This work was supported in part under grants from NSF project number MIP-9987678 and the California MICRO program.
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Recently Ismail proposes DTT to approximate transfer functions in tree-structured RLC networks by direct transfer-function truncations [lo] . The transfer functions are kept in the rational form so that low-order moments are matched implicitly. Since a truncated transfer function may not be a positive real function, the method is not compatible with general simulators either.
Unsatisfied with these limitations, we devise a new RCLK-in-RCLK-out reduction method based on Y-A transformation [ll] [12] for general RCLK-VJ' linear networks. The idea is that, given such a network, we perform Y-A transformation on all internal nodes in an efficient order. Y-A admittances in each transformation are kept in the rational form, and admittances whose order is higher than a threshold p will be truncated. Unlike topological analysis and other symbolic approaches, the new reduction method only evaluates the first p terms in the denominator and numerator of A admittances?
Discarded high-order terms, however, do not affect the preservation of the low-order terms, i.e., the low-order terms are precisely the first p + 1 terms in exact admittances.
The main contribution of this paper: 1) Realizability of reduced RCLK network is achieved via Y-A transformation and Geometric Optimization;
2) Fidelity of low-order terms in A admittances are kept, and the orders of A admittances are reduced to no more than ,f3;
3 ) First p+l moments of exact admittances are matched implicitly by reduced Y-A admittances, including the zero order moment for DC co-rrectness; 4) Two kinds of common-factor effects are first discovered in Y-A transformation. The findings lead to essential numerical improvement to Y-A transformation. The remaining of the paper is organized as follows. Generalized Y-A transformation formula are given in Section 2. Common-factor effects are illustrated and solved in Section 3. In section 4, we present the RLC realization method using Geometric Programming. Section 5 reviews the proposed reduction algorithm. Section 6 shows examples and experimental results.
GENERALIZED Y-A TRANSFORMATION
First we clarify the assumptions and notations we will use throughout the paper. We confine our discussion to linear RCLK-J networks. We assume that all current sources are shunt to ground and all storage elements have no initial conditions. a 'nk denotes the k-th labeled node, where k starts from 0. Nodes are eliminated in the order labeled; 'A RLCK-VJ network contains resistors, capacitors, inductors, K elements, independent voltage and current sources only.
2Y and A admittances are refemng to inputs and outputs of a Y-A transformation.
3Voltage sources and floating current sources can be converted to shunt current sources using source transformation, and initial conditions can be simply modeled as constant current or voltage sources in s-domain. 220 when the k-th node is eliminated, the network will be updated accordingly. We label the network (graph) before the elimination as Gk(Vk,Ek), and the network (graph) after as Gk+i(Vk+i, Ek+i); (ni, n j ) denotes the branch between ni and n j , Yi,j the admittance of ( n i , n j ) , Ii the current source impinging on ni, and I'i the neighbor set of ni . A superscript (k) on these notations stands for "in Gk"; The first neighbor of ni is the node in I?; with the smallest label. Our Y-A transformation is generalized in the following three ways: 1) it identifies and cancels common factors present in A admittances to assure numerical stability; 2) it covers circuits of general topology in contrast to DTT, which is tree-based. Aside from RLC, it also covers mutual K elements and current sources, which call for more sophisticated source transformation because of common-factor effects. 3 ) it eliminates nodes efficiently by dynamically choosing the one with the minimum degree. In TICER, however, the degree of quick and slow nodes is not a concern in its ordering scheme. \ We cover K-element transformation in the next sub-section, fol-'\lowed by Y-A transformation formula. Common-factor effects will be covered in the next section. Including mutual inductors is difficult, because we are not able to eliminate a node if one of its incident branch inductively couples with more than one branch.
Alternatively, with K elements, inductive coupling can be modeled in such a way that variation of a branch current replies on multiple coupling branch voltages. I-V relationship of mutual K elements is given by converted self K.
Conversion on mutual K in s-domain: (a)given mutual K, (b)
Fig. l(a), the KCL equations for the four nodes in terms of VI and VZ can be written as
One can check that the KCL equations for the four nodes in Fig. l(b) are exactly the same as (2), so that (b) is equivalent to (a). However, (b) has only self-K elements. Although some values in (b) are negative, the circuit is still passive because K-based method guarantees the extracted K matrix to be positive definite.
Generalized Formula for Y-A Transformation
The generalized Y-A transformation formula for linear RCLK-VJ networks are given below.
Theorem 1 (Y-A Formula): Suppose nk in Gk is the node being eliminated. Vni, nj E n k 's neighbors I??), if branch (ni, nj ) is not in Gk, then it will be added into Gk+l after n k is eliminated; otherwise a new admittance will be added on to the branch in Gk+l. Admittance
For admittances and current sources not mentioned above, they will be inherited from Gk to Gk+l.
The theorem states that when we perform Y-A transformation on nk. neighbors of n k in Gk will become painvise adjacent in Gk+l. And if n k in Gk has a current source, then each of its neighbors will have a current source in Gk+l. It can be proven by solving for wk from the KCL of nk in terms of other voltage variables and substituting the solution for W k in other KCL equations. The proposed transformation is different from Gauss elimination, because we calculate in ( 3 ) only up to the term of order p. Since computation of higher-order terms is skipped, we get an approximation of Y$+') whose numerator and denominator are equal to the first p terms in ~~+ " ' s numerator and denominator, respectively.
Stable admittances and transfer functions can be obtained from A admittances because of this nice property [14] . This further treatment is not in DTT.
Corollary 1: If all RLC elements in a linear network are positive,
is a rational function of s and ap, b, in (5) are non-negative.
Corollary. 1 holds because no subtraction is introduced in (3).
Note that all the coefficients of powers of s in (5) are computed numerically.
COMMON-FACTOR EFFECTS
Common factors are introduced into the numerator and denominator of new admittance and current source in ( 3 ) and (4). They are harmful because 1) they cause exponential growth of the magnitude of coefficients in the numerators and denominators; 2) they create fake zeros/poles that hamper pole/zero approximation. Unfortunately, common-factor effects are present even though we perform truncations. First we go through an example to show when these common factors are generated and what they are composed of. Then we will give theorems for their existence. The impact of common-factor effects on Y-A admittances is discussed in the experiments. A numerical example showing common factor existence: (a) no is
Example on Common-Factor Ejj-ects
A second-order circuit is given in Fig. 2(a) . We want to apply Y-A transformation on no and n1 orderly. First we eliminate no using (3) in Fig. 2(a) . After the transformation, we have six admittances in (b):
where w of the new admittances in (6). again using (3). for instance, 1 + 7s + 2s'. Note that w is the common denominator Next we eliminate n1 in (b). The admittance in (c) is computed Insert (6) into (7), 6s + 42s' + 12s3 y;;' = w(2s + 14s2) *
(7)
Note that we have considered w as a common denominator, so that the result in (8) is simplified. Without identifying this common denominator, we would have
w in (6) is called "type-I common factor", when it is shared explicitly among denominators of admittances incident to the node being eliminated, e.g., nl in Fig. 2(b) . Note that the existence of type-I common factor is not straightforward in the case that n1 is also adjacent to nodes besides n o ' s neighbors when nl is eliminated, and in the case that other nodes are eliminated before nl and after no, when admittance merging happens. In the two cases, w is generally just a factor shared by the denominators of some of the admittances incident to n1.
To show the other kind of form of common factor w, we go back to look at (8) . Interestingly, w is present in not only the denominator, but also the numerator, because 6s + 42s' + 12s3 can be factorized as 6s( 1 + 7s + 2s2) = 6sw. Therefore, w is common factor shared by the denominator and numerator of YZ',"'. We compute Y;:' and Y i : ) in the same way, and it turns out that w is present in their numerators and denominators as well. Because the presence of w is implicit in the numerators, we name it as "type-I1 common factor".
In summary, we have found out that Type-I common factor emerges explicitly in the denominator of every new admittance immediately afer no is eliminated. Type-Ilpostpones until nl -thejrst neighbor of no is eliminated, when type-ZI emerges implicitly in both the numerator and denominator of every new admittance induced by n1. Both types of common factors need to be treated for numerical stability concerns. Sub-section 3.2 to 3.5 clarify the composition of common factors, and their existence in A admittances and current w(2sw2 + 6s2w2 + 8 9 %~~) ' y23 -sources for general linear network reduction using the proposed Y-A transformation. We will make the theorems easy to follow. Rigorous proofs can be found in [ 131.
Composition of Common Factor
Theorem 2: Suppose n k is to be eliminated, n k has m neighbors in Gk, and the admittances of branches incident to n k are denoted as 2 , 2, . . . , 2. Type-I and type-I1 common factors associated with n k are equal to W k , which is defined as:
pi is the number of denominators in (B1, B2, . . . , Bm} with factor wi .
Th. 2 defines the composition of type-I and t y p e 4 common factors4 in a recursive way, based on Th. 1. It is derived from the denominator of the new admittance' in (3), and we have simplified it by considering type-I common factors in denominators B1, . . . , B,.
Each node has a unique w which emerges at different times in different forms: it appears explicitly first in denominators as a type-I common factor, and it appears implicitly later in numerators and explicitly in denominators as a type-I1 common factor. w's are atomic common factors. wk defined in (10) are composed of one or more different atomic common factors.
Existence of Type-I Common Factor
A Type-I common factor associated with any node n k appears immediately after it is eliminated. w e figure out that W k in (10) defines a factor that the denominator of every new admittance will have after n k is eliminated. Even when admittance merging happens, i.e., yiy) # 0, the factor is still with the denominator of the resultant admittance Xy+'). Because when two admittances are merged, their denominators are multiplied together. So that a factor in any denominator before the merging is still a factor in the new denominator after it. We formally state the observation in Th. 3.
Theorem 3 (Existence of Type-I Common Factor): After n k in
Gk is eliminated, Vni, nj E nk's neighbors rr), the denominator of new admittance yii!+') in Gk+l will have a factor wk associated with n k .
Existence of Typed Common Factor
A Type-I1 common factor associated with any node n k appears in both numerators and denominators of new admittances after nk's first neighbor is eliminated. Identifying the existence of type-II common factors is very difficult, because they appear in numerators implicitly. The proof of their existence is a key step towards an effective and efficient Y-A transformation for our reduction purpose. nf is the first neighbor of n k in Gk. After nk and nf are eliminated, V n i , nj # nf E n k ' s neighbor set, the numerator and denominator of new admittance yi:jfl) in Gf+l has a common factor W k associated with n k .
Suppose nf is the first neighbor of nk in Gk. and wk is associated with n k . Th. 4 holds no matter how many nodes are eliminated and how many type-II common factors are cancelled in A admittances between n k ' s and nf's eliminations.
Similar to mathematical induction, Th. 4 lays the foundation of the existence of type-11 common factors, and Th. 5 affirms that it is safe to cancel t y p e 4 common factors at any time after they appear. refers to the admittance on the right in (3) before the merging.
Theorem 4 (Existence of Type-II Common Factor): Suppose

Existence of Common Factor in Current Source Transfomtion
Current Source transformation is performed along with Y-A transformation. Common-factor effects in the latter occur in the former as so that Y12 can be realized using RC model shown in Fig. 3(a) . It can be proven by induction that any A admittance reduced from any RC network can be realized by *e RC model. well. We summarize them in Th. 6. is associated with n k . Theorem 6: Suppose n f is the first neighbor of n k in Gk, and W k 1) If n k has a current source I?), then after n k is eliminated, Vni E nk's neighbors r?), the denominator of new current source 1ik+l) in Gk+l will have a factor wk;
2) After nk and n f are eliminated, Vni E nk's neighbors rr) in G f + l , the numerator and denominator of new current source +') has a common factor W k . The statement holds no matter how many nodes are eliminated and how many type-II common factors are cancelled in Y-A admittances and transformed current sources between nk 's and n f 's eliminations.
A ADMITTANCE REALIZATION
After eliminating all internal nodes using Y-A transformation, we realize each A branch by calling for a positive real function approximation. Since all the coefficients in A admittances are nonnegative, first order realization is guaranteed. Therefore Elmore delays of original networks are preserved. Higher order realization of A admittances6are achieved by choosing a passive template structure with the same order and do the approximation with the constraints that each element needs to be positive and the moments are kept approximately the same.
First Order Realization
For any second-order A admittance of the form it is seen from Corollary 1 that ao,a1,bo,b1 2 0.
If aobl 5 alba, Y i j ( s ) in (11) can be realized using circuit in Fig. 3(a) , where
otherwise it can be realized using circuit in (b), where
Template Realization
To achieve high-order approximation to A admittances, we devise high-order templates borrowed from circuit structures in admittance realization theory. For example, the circuit shown in Fig. 4 is a structure used in Brune's synthesis procedure [15] . When serialparallel withdrawal does not work for a realizable admittance, one can always invoke Brune's procedure to realize it using a similar structure. The method, however, can not be applied directly to A admittances, because these admittances are truncated so that they may not be realizable. But since the A admittances preserve low-order terms of exact input admittances, which are positive real functions, we can expect that the A admittances are positive and real within some moderate frequency range. This inspires us to use the general Brune's admittance structure as templates to approximate the A admittances, with the constraint that each element needs to be positive and the objective that the coefficients of the A admittances are matched as much as possible.
In Fig. 4 , the shunt RLC box repeats the same circuit topology from the left, but elements may have different values. It is there because Brune's realization process may have multiple cycles. In each cycle, it uses the network on the left to the RLC box to reduce the order of the input admittance Y ( s ) by two, until the RLC box can be realized by a conductance. In Brune's realized networks, L1 is allowed to be either positive or negative, and L3 always has an opposite sign to L1. All other elements in Fig. 4 are positive. Admittance in the form of Fig. 4 is a positive real function of s, and the T inductor series can be replaced by an ideal transformer with positive primary and secondary inductances. 
(13) [16] . Suppose Y ( s ) is a A admittance in the form of
Here ai and bi arepositive real ntmbers. We build a p-th order Brune's admittance Y (3) in Fig. 4, Y (3) can be written as It can be seen that For example, given a 2nd-order A admittance
we substitute R1 for R and Rz for the RLC box in Fig. 4 On the other hand under the constraints that these terms can not be greater than the numerical coefficients in (21). When the objective function is minimized and the inequalities in the constraints all become equalities, then the coefficients in (21) are matched, and so are the moments. In summary, first-order realization of A admittances is guaranteed, and high-order realization is accomplished by template optimization.
The new realization procedure works effectively for templates of order ten or less in our experiments. And the merit of the method is that templates are realized and preserve electrical properties at the port simultaneously. The proposed Y-A transformation is more efficient than LU decomposition in SPICE in two ways. First, it invokes LU decomposition only once in s-domain. But SPICE does it repeatedly due to varying time steps for stiff circuits. Secondly, the algorithm allows dynamical memory de-allocation, as branches of nodes eliminated are no longer needed and can be freed. As a result, the memory requirement grows up in the middle of the reduction process and goes down until it terminates. Memory requirement in SPICE grows monotonically until LU decomposition is completed. This also means less non-zero fill-ins, which result in faster decomposition.
REDUCTION FLOW
PROCEDURE
EXAMPLES
We use a few examples in order to show the superiority of proposed realizable parasitic reduction in terms of orders of reduced models and reduction efficiency. The first example is a high-performance clock distribution circuit in a real design case. The circuit with 78564 nodes is a mixture of RC trees and meshes. Our method can reduce it to a simple RLC circuit with four nodes only. Circuit given in Fig. 5(b) is such a realization. In this case, if we use TICER to achieve m m .
. . .
I
Fig. 5. Comparison of two reduced circuits
the same reduction ratio', the reduced circuit is given in Fig. 5(a) . Both methods realize each admittance using passive elements. But none of them in (a) matches first-order moments. In (b) the two shunt admittances to ground match to the first order, and the floating one matches to the second order. In Fig. 6 , we use a reduced circuit with higher order branch admittance to generate the waveform. The waveform for TICER-reduced circuit ( Fig. 5(a) ) is also given in the figure for comparison. We find out that the waveform of Y-A are closer to the SPICE result without reduction. The response of a 62-node RLC network with 7 ports is plotted in Fig. 7 . The response evaluated from the reduced network is very close to PRIMA'S curve, and both of them are very close to SPICE output. Table I summarize the reduction ratio versus reduction efficiency. It 7The original TICER algorithm uses time constant of each node as an error control mechanism, therefore such a high reduction ratio may not be allowed in the algorithm. The point of our comparison is that Y-A achieves a better reduction ratio, yet the result is close enough to SPICE. 
-
high reduction ratio is preferred. Although one can specify a limit on reduction ratio in TICER, the complexity may be passed to the following simulation stage because the sparsity of circuits has been tampered already. A compromise of the two ordering schemes is also promising. percentage, so that most of the actual significant bits are lost due to finite-precision computation. In fact, the higher the order is, the faster coefficients grow. For instance, the figure shows that the 2nd-order coefficient is smaller than the 1st-order one at low reduction ratio, but becomes larger at higher ratio. Because coefficients grow at different rate, the problem can not be solved by scaling. It is shown by the line with square dot that Y-A becomes practically useful only after common-factor cancelations are invoked.
As a special case of general Y-A transformation, DTT method does not raise common-factor question because they are tree-based. If nodes in a tree are eliminated in a bottom-up fashion, no non-zero fill-ins will be introduced. Therefore common factors do not exist in reduction of tree-structured circuits. Fig. 9 plots locations of poles on complex plane. These poles are approximated for a power-ground design extracted at board-level with RLC elements. We leave only one current source (port) in the circuit because PRIMA'S accuracy heavily depends on the number of ports. We find out that PRIMA does not return any complex poleS. And although we have observed voltage oscillation in a wide frequency range, unfortunately SPICE is not able to do pole analysis on'this stiff circuit either. However some low frequency poles are evaluated using Y-A transformation. The example shows the contribution of common- 
CONCLUSIONS AND FUTURE WORK
We have proposed a realizable parasitic RCLK reduction method based on generalized Y-A transformation technique. Since the method is RCLK-in-RCLK-out, it is compatible with general simulators such as SPICE. The algorithm employs common-factor identification and cancelation operations to make Y-A transformation numerically stable. First-order realization of A admittances is guaranteed, and high-order realization is achieved by template optimization using Geometric Programming.
The algorithm can be easily extended to multi-port reduction. One can either stop Y-A reduction at any point and realize branches, or call for A-Y transformation, which is equivalent to LU's back solving. Like the forward Y-A transformation, the backward A-Y also has the two types of common factors to cancel out.
